Introduction
III-V based metal-oxide-semiconductor field-effect transistors (MOS-FET) have great potential to meet the high performance requirements for due to their high mobility in comparison with silicon. There have been numerous efforts to develop MOS devices on GaAs and InGaAs. However, InAs, known as extremely high mobility and high saturation velocity channel material [1] is probably the best candidate for low power and high speed logic application. But, unlike SiO 2 on Si substrate, there were no stable native dielectrics on III-V compound semiconductor. Various high-k gate dielectrics have been demonstrate on III-V MOSFETs with high drive current density, including MBE growth Ga 2 O 3 or Gd 2 O 3 on GaAs and InGaAs materials [2] . Recently, HfO 2 with dielectric constant of 25 and energy bandgap of 5.3eV and CeO 2 with high dielectric constant (23-52) and moderate bandgap (3.0-3.6 eV) have attracted a great of interest from industries as the alternative to conventional SiO 2 gate dielectrics [3] . In this work, we investigate the n-InAs with CeO 2 /HfO 2 two layers dielectric MOS capacitor to show the better characteristics.
Experiment
The device structures of the MOS capacitors under study are shown in Fig. 1 . 10nm n-doped 5х10 17 cm -3
In 0.53 Ga 0.47 As, 3nm n-doped 5х10 17 cm -3 In 0.7 Ga 0.3 As and 5nm n-doped 5х10 17 cm -3 InAs were sequentially grown on n + InP substrate by molecular beam epitaxy (MBE). High-k dielectric layer of 15nm HfO 2 and 10nm CeO 2 /5nm HfO 2 were deposited on n-InAs respectively by MBE to form the MOS capacitors. For HfO 2 /InAs device, a 400~550℃ post deposition annealing (PDA) was performed. For CeO 2 /HfO 2 /InAs device, after RTA annealing, CeO 2 was grown on HfO 2 followed by 400℃ PDA temperature. Finally, W metal was deposited on the dielectric as the gate metal and Au was deposited on the backside of the n+ InP substrate for Ohmic contact for all devices. Figure 2 shows the C-V characteristics of the CeO 2 /HfO 2 /InAs MOS capacitor with different HfO 2 /InAs PDA temperatures. The capacitors demonstrated strong inversion at 1MHz mainly due to the short lifetime, the higher mobility of the charge in the inversion layer and the high thermal generation rate for InAs material. On the other hand, the C-V characteristics in Figure 2 show the increase of the PDA temperature will increase the capacitance value. However, too higher PDA temperature will cause capacitance value decrease dramatically. The capacitance change varies with PDA temperature can reduce native oxide on HfO 2 /InAs interface. However, when PDA temperatures was high than 500℃ the crystallization of HfO 2 will occur which will provide leakage paths and bulk oxide trap charge will increase. Figure 3 shows the CeO 2 /HfO 2 /InAs C-V characteristics compared with single layer HfO 2 /InAs C-V characteristics. The C-V curve demonstrates the high accumulation capacitance value for CeO 2 /HfO 2 /InAs compared to HfO 2 /InAs. The increase capacitance value was due to that CeO 2 has higher dielectric constant than HfO 2 . We can also see that the CeO 2 /HfO 2 /InAs has distinct inversion and accumulation behaviors compare to the HfO 2 /InAs. From the C-V curve accumulation region, the EOT value for CeO 2 /HfO 2 /InAs is 2.5nm and for HfO 2 /InAs is 5.6nm. The more than two times capacitance illustrates that combining the higher dielectric constant materials like CeO 2 with HfO 2 can improve the device performance. In addition, figure 4 show the very low leakage current of CeO 2 /HfO 2 /InAs. This is also an important parameter for MOS devices.
Results and discussion

Conclusion
We have fabricated CeO 2 /HfO 2 /InAs two layers high-k dielectric MOS capacitor. The device shows the good C-V characteristics and much higher capacitance value than HfO 2 /InAs. It is an attractive candidate for high performance low power logic device applications. 
